hdl coder stateflow bit concatenation

Question

Amish Rughoonundon 2016-3-15

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/273708-hdl-coder-stateflow-bit-concatenation

评论： Amish Rughoonundon 2016-3-16

Hi, I am using matlab R2015b with staflow and hdl coder to create VHDL code.

I need to do something like this in vhdl in a matlab function residing in a stateflow chart that hdl coder understands and can compile to vhdl and I can't figure it out.

a : std_logic_vector(2 downto 0);
b, c, d : std_logic;
a <= b & c & d;

Thanks for the help, Amish

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2016-3-16

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/273708-hdl-coder-stateflow-bit-concatenation#answer_213824

To concatenate fixpt variables being used as bit fields, use the MATLAB bitconcat function. To extract a range of bits from a larger word you can use bitsliceget.

There are Simulink blocks in the HDL Coder library, in "HDL Operations" that implement this functionality directly in Simulink.