16 bit input output parameter generation using HDLCoder

1 次查看(过去 30 天)
Hello all,
I'm using HDL Coder tool to generate Verilog modules for FPGA implementation. My design is a Adaptive Predictor for Speech Signal. I see that HDL Coder always generates a 14-bit input & output parameters. Is there a way by which I can generate 16-bit signals?
Thank you,
Shruthi Sampathkumar.

采纳的回答

Tim McBrayer
Tim McBrayer 2016-4-5
HDL Coder allows you to choose the default word length to suggest during fixed-point conversion. This is settable on the "Fixed-Point Conversion" tab in the Workflow Advisor, when you have selected "Propose fraction lengths". You can also choose a fixed fraction and let the tool choose the word length.

更多回答(0 个)

类别

Help CenterFile Exchange 中查找有关 Code Generation 的更多信息

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by