Hi sir i am trying to convert matlab to vhdl but during test bench generation i am getting error like "error using divide",please guide to over come this error

Question

somesh nandi 2016-4-27

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/281236-hi-sir-i-am-trying-to-convert-matlab-to-vhdl-but-during-test-bench-generation-i-am-getting-error-lik

评论： Zeina Abdullah 2022-2-24

## Begin Test Bench generation.
Error using divide (line 169)
Division by zero detected.
Early termination due to division by zero.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Zeina Abdullah 2022-2-24

Hi, how did you solve this problem

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Andreas Goser 2016-4-27

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/281236-hi-sir-i-am-trying-to-convert-matlab-to-vhdl-but-during-test-bench-generation-i-am-getting-error-lik#answer_219611

As HDL Code generation is used in commerical projects and in-depth university projects, you likely have a license under software maintenance and I suggest you call into Technical Support for fundamental help.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

Answer 2

Tim McBrayer 2016-5-3

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/281236-hi-sir-i-am-trying-to-convert-matlab-to-vhdl-but-during-test-bench-generation-i-am-getting-error-lik#answer_220581

Please describe what you are doing when you see this message. Also, please provide as complete of an error log as you can, not just three words. If possible provide a simple set of reproduction steps, or at least a description of what you have tried to understand or work around this issue. As it stands I don't have any more to suggest than Andreas already suggested, because there is nothing to work with.