清空筛选条件
清空筛选条件

filter design and sampling rate

1 次查看（过去 30 天）
Daniel
Daniel 2016-5-26
Hi, i am using the fdtool to design an HPF.
i have an ADC that goes to a FPGA. the FPGA clock i will be using is 20MHz i want to filter 10kHZ signal and want to pass from 300Khz I have 256 multipliers.
using the FDATOOL i get a very large FILTER order should i lower the FPGA clock , use the FILTER and then speed up the clock again?

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 FPGA, ASIC, and SoC Development 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by