Is it possible to test a HDL design with multiple clocks using FPGA-in-the loop and Simulink?

3 次查看（过去 30 天）
Araferna
Araferna 2016-6-30
回答： Tao Jia 2016-7-3
I would like to test a design using FPGA-in-the-loop simulation. ¿Is it possible to test a design that contains multiple clocks with different frequencies? (200MHz,100MHz,50 MHz and 25 MHz).
Thanks

请先登录，再回答此问题。

回答（1 个）

Tao Jia
Tao Jia 2016-7-3
FPGA-in-the-Loop does not support multiple asynchronous clocks. If all your clocks are synchronous, i.e., they are derived from the same clock, it might work, but you'll probably have perform some manual modification to the FPGA-in-the-Loop generated FPGA project to make that work.

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by