Simulink HDL Coder : Invalid Signal Dimension from Dual Port RAM

Question

Nikita 2016-7-13

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/295440-simulink-hdl-coder-invalid-signal-dimension-from-dual-port-ram

回答： Nikita 2016-7-14

Hi

I am working with Simulink HDL Coder Blockset to implement the IEEE 802.11g protocol on an FPGA. I built a 48 bit interleaver using 2 dual port RAMS , and used it in my model that it built entirely out of HDL Optimised Blocks. This interleaver is followed by many more blocks including an IFFT, Serializer, Deserializer etc. When I try to connect these blocks using the ValidIn and ValidOut signals,I get an error saying that the input dimensions of some of the blocks are unknown. I've traced this back to the dual port RAMs which show undefined output signal dimensions. Is there any way I can fix this.

Thank You, Nikita.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2016-7-13

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/295440-simulink-hdl-coder-invalid-signal-dimension-from-dual-port-ram#answer_228544

The Dual Port RAM block should define its output data types explicitly. If it's not, you can try placing a Signal Specification block on the outputs that are not resolving. Set the Signal Specification block to explicitly specify the Data type and Dimensions that you are expecting.

Note that the Signal Specification block is not a Data Type Conversion; you should set it to only the type that Simulink should be resolving for a given signal. Specifically, the data type and dimension in this instance should match the input data type and dimension of the RAM.