How to apply constraints on test signals being generated by Design Verifier?

1 次查看（过去 30 天）
Tushar Agarwal
Tushar Agarwal 2016-7-18
评论： Ramin Noruzi 2019-7-1
I am trying to generate test cases for increased model coverage of a model, using design verifier. The problem is that some test cases generated by Design verifier have impractical negative values for signals that cannot be negative in reality. Is there a way to apply any constraints to test cases generated by Design Verifier?

请先登录，再回答此问题。

采纳的回答

Deepak
Deepak 2017-11-9
Hi Tushar,
The signals in the test cases can be constrained by using ‘Test Condition’ block from Simulink Design Verifier library. The following demo will be more helpful in understanding the functionality of this block.
sldvdemo_debounce_testconblk
The additional information of this block is available on the documentation page:
https://www.mathworks.com/help/sldv/ref/testcondition.html?s_tid=doc_ta
  1 个评论
Ramin Noruzi
Ramin Noruzi 2019-7-1
So I try to use SLDV to evaluate a chart. Inputs and outputs of this chart are Enumerations, Is there a way to put a data type constraints for SLDV? Because now it just makes double for inputs and outputs consequently its not able to decide.

请先登录，再进行评论。

更多回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Generate Tests 的更多信息

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by