How to apply constraints on test signals being generated by Design Verifier?

Question

Tushar Agarwal 2016-7-18

1
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/296116-how-to-apply-constraints-on-test-signals-being-generated-by-design-verifier

评论： Ramin Noruzi 2019-7-1

I am trying to generate test cases for increased model coverage of a model, using design verifier. The problem is that some test cases generated by Design verifier have impractical negative values for signals that cannot be negative in reality. Is there a way to apply any constraints to test cases generated by Design Verifier?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Deepak 2017-11-9

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/296116-how-to-apply-constraints-on-test-signals-being-generated-by-design-verifier#answer_290224

在 MATLAB Online 中打开

Hi Tushar,

The signals in the test cases can be constrained by using ‘Test Condition’ block from Simulink Design Verifier library. The following demo will be more helpful in understanding the functionality of this block.

sldvdemo_debounce_testconblk

The additional information of this block is available on the documentation page:

https://www.mathworks.com/help/sldv/ref/testcondition.html?s_tid=doc_ta

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Ramin Noruzi 2019-7-1

So I try to use SLDV to evaluate a chart. Inputs and outputs of this chart are Enumerations, Is there a way to put a data type constraints for SLDV? Because now it just makes double for inputs and outputs consequently its not able to decide.

请先登录，再进行评论。