Is it possible to have a simulink model and run a co simulation using the model along with verilog either user created or from the HDL Coder?

Question

Christopher Muir 2016-11-17

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/312750-is-it-possible-to-have-a-simulink-model-and-run-a-co-simulation-using-the-model-along-with-verilog-e

评论： Christopher Muir 2016-11-22

Hi,

I am looking to use the HDL Coder to create verilog from a simulink model but my question is, can this sumlink model be simulated along side the verilog?

I ask as I want to create the overall model of the system using Simulink and then code the system myself in verilog but I want to make sure the verilog I create matches what was expected from the Simulink model.

Thanks, Chris

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2016-11-17

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/312750-is-it-possible-to-have-a-simulink-model-and-run-a-co-simulation-using-the-model-along-with-verilog-e#answer_243713

Yes. The HDL Verifier tool allows cosimulation between Simulink and HDL code. This code can be generated by HDL Coder, or it can be handwritten code, or a combination of the two.

https://www.mathworks.com/products/hdl-verifier/

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Christopher Muir 2016-11-22

Thanks for the help. I have looked over the HDL Verifier and completed the tutorials that Mathworks provide and I am now going to attempt to take a simple verilog block through HDL Verifier and co-sim it with a model from Simulink. Wish me luck!

请先登录，再进行评论。