Info

此问题已关闭。 请重新打开它进行编辑或回答。

getting error while converting matlab code to verilog

9 次查看（过去 30 天）
Sai Sankar
Sai Sankar 2017-5-5
关闭： MATLAB Answer Bot 2021-8-20
while converting matlab to verilog in hdl coder error getting testbench. ERROR : Error using eml_error (line 20) BIT must be integers between 1 and 9 for embedded.fi. i cannot even understand meaning of that error, can u figure it out

此问题已关闭。

回答（1 个）

Bharath Venkataraman
编辑：Bharath Venkataraman 2017-5-17
Do you have any bit manipulation code? In that case, one guess is that the index you are passing needs to be between 1 and 9, where as the value you are passing in is not between those values. Showing the code here may help debug it.

此问题已关闭。

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by