Ethernet connexion issue with FIL programmation

2 次查看（过去 30 天）
Maxence Voisin
Maxence Voisin 2017-5-5
评论： Maxence Voisin 2017-6-30
Hi!
I'm working on an Altera Stratix IV board with a EP4SGX530KH40C2 device. At the end of the FPGA validation in filWizard with an Ethernet connection, I can see the Rx led lighting up but the Tx led stay not lighting and the ping is failed. I have to notice that the quartus programmer is still opened to keep the Ethernet connection available. Is there someone who already had this issue ?
Thanks for your help.

请先登录，再回答此问题。

采纳的回答

Tao Jia
Tao Jia 2017-6-2
Can you manually ping the board? If that works, you can probably ignore the auto validation error. You should be able to run FPGA-in-the-Loop feature normally by just waiting for the programmer to finish before starting the simulation.

更多回答（1 个）

Tao Jia
Tao Jia 2017-6-1
I assume that you are using the SGMII mode to connect. In that case, the answer to this question might be helpful:
https://www.mathworks.com/matlabcentral/answers/337646-filwizard-error-during-validation-of-altera-stratix-iv-gx-230-fpga-development-kit
Basically, you'll need to make sure that the quartus programming is opened and running. Also, what is the PHY chip that you are using? There might be some compatibility issue.
  1 个评论
Maxence Voisin
Maxence Voisin 2017-6-2
Thanks for your reply.
The issue is partially fixed by setting the SW2 switch to the factory mode (position 0). With this configuration I can have an Ethernet connection with the binary generated with the VHDL that I created.
When I try to validate the Ethernet connection in filWizad (with the same board) the software can't dialog with the board via Ethernet connection, it seems to be filWizard is checking the packets whereas Quartus programmer has not finished to process.

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 FPGA-in-the-Loop 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by