清空筛选条件
清空筛选条件

Info

此问题已关闭。 请重新打开它进行编辑或回答。

FPGA in loop : verification

1 次查看（过去 30 天）
Loan Hoang
Loan Hoang 2017-7-31
关闭： MATLAB Answer Bot 2021-8-20
Hello,
I have some part of my project in VHDL files (quartus) and some part in Matlab hdl coder tool. At this instance I generate code from Matlab and integrate into Quartus project. I would like to know in this situation can I use FPGA in loop verification and how ?
The module in quartus project generates a output which goes into the Matlab generate code and then the output of matalb generated coded again pass the values to the another module in the quartus project as shown in below figure.
I look forward to a reply. Thank you

此问题已关闭。

回答（1 个）

Akhilesh Thakur
Akhilesh Thakur 2017-7-31
You can use FPGA in loop. You just need to set a flag for synchronous communication between you MATLAB module and quartus project.

此问题已关闭。

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by