How can i measure execution time or clock cycles utilized by a bloc simulink which will be run on FPGA" zedboard"?
4 次查看(过去 30 天)
显示 更早的评论
I need to measure or estimate the number of clock cycle utilized by a bloc simulink runing on FPGA. I use HDL workflow to implement my bloc system on zedboard.
0 个评论
回答(1 个)
Bharath Venkataraman
2017-9-15
If you have a valid in and valid out signals, or a similar protocol, you can plot these signals into the Logic Analyzer and put cursors at the two points of interest and see how many cycles it takes.
You can also pass these input and output valid signals to a counter and use them to start and stop the counter.
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 Prepare Model Inputs and Outputs 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!