HDL simulinks coder error

2012 4 18
1 个回答
回答已采纳
6 次查看（30 天）

0 个投票

Dear Tim McBrayer,
When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Generate RTL Code and Testbench , i have an error:
Error due to multiple causes.
Failed Generated HDL code.
Don't have any informations for me to solve this problems
Please help me!
Thankyou very much!
Best Regard.

请先登录，再回答此问题。

 采纳的回答

Tim McBrayer
Tim McBrayer 2012-4-23

0 个投票

There's no information to respond to here. Sorry, but there's nothing useful I can add.

更多回答（0 个）

类别

在 帮助中心 和 File Exchange 中查找有关 AMD FPGA and SoC Devices 的更多信息

产品

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by