How to set input and output data types separately for a filter when using generatehdl()?
4 次查看(过去 30 天)
显示 更早的评论
I am trying to do PDM to PCM conversion on the FPGA and found a couple of nice examples how to generate a CIC+fir-filter with MATLAB. My problem is that an input signal is 1 bit wide but output should be 24 bits (or 16). Generatehdl() function only has an argument for input data type. Is there a way to generate a filter in VHDL with different in and out data types?
0 个评论
回答(2 个)
Julia Antoniou
2017-10-27
Hi Johannes,
On the "generatehdl" documentation page, there is a long list of Name-Value pair arguments under the Input Arguments section. One of these Name-Value pairs is 'OutputType'. For VHDL, you can choose to set the OutputType to 'Same as input data type', 'std_logic_vector', and 'signed/unsigned'. See the documentation page linked below:
https://www.mathworks.com/help/hdlfilter/generatehdl.html#input_argument_namevalue_d119e19688
If this property is not quite what you are looking for, the link below has a list of all the properties that can be changed when using the Filter Design HDL Coder.
https://www.mathworks.com/help/hdlfilter/propertylist.html
Bharath Venkataraman
2017-11-2
The output of cicCompCascade is the output of the filter, and this is what Filter Design HDL Coder uses as the output type. Please make sure that the output of cicCompCascade is 16 or 24 bits and Filter Design HDL Coder will generate the HDL code output type appropriately.
0 个评论
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 PCM 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!