Why am I seeing numerical Differences in Simulink simulation vs generated code on FPGA
显示 更早的评论
Why am I seeing numerical Differences in Simulink simulation vs generated code on FPGA
采纳的回答
MathWorks Support Team
2017-4-26
0 个投票
During HDL Code setup, there is is a check to enable "Balanced Delays". Checking this option causes modifications in the generated code that may cause small, but not negligible, differences in simulation behavior. If you are seeing unexpected numerical differences in this scenario, make sure that this option is left unchecked.
You may see numerical differences in Simulink simulation vs FPGA simulation when using the following workflow:
1) You have a model built with single/double types
2) You convert this model to fixed-point using a fixed point tool
3) You copy the converted fixed-point model into another model, and generate HDL code from this new model
4) You see numerical differences when viewing the FPGA simulation
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 Code Generation 的更多信息
2017-4-26
2018-2-14
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
