How to generate VHDL code in Xilinx for discrete PID controller for the controller equation is as u(k)=u(k-1)+(28.2671)e(k)+(-55.5204)e(k-1)+(27.2625)e(k-2) ????

4 次查看（过去 30 天）

Harshit Derasari 2018-2-25

the algorithm is Distributed Arithmetic(DA) algorithm based on LUTs(Look up tables)

Code Generation

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by

How to generate VHDL code in Xilinx for discrete PID controller for the controller equation is as u(k)=u(k-1​)+(28.2671​)e(k)+(-55​.5204)e(k-​1)+(27.262​5)e(k-2) ????