"Data-type 'Fix_16_13' is unsupported for HDL code generation "
2 次查看(过去 30 天)
显示 更早的评论
I am trying to translate my Simulink design to Verilog code from HDL work flow advisor but i get the following error "Data-type 'Fix_16_13' is unsupported for HDL code generation " can you please help me out in this. I am using CORDIC SINCOS core to generate sine wave its output is of Fix_16_13 and workflow advisor is giving error on this output.
回答(1 个)
Tim McBrayer
2012-6-13
You need to find where you have specified "Fix_16_13" and correct the syntax. The string "Fix_16_13" is not a valid Simulink data type specification. If this string is intended to be a Simulink data type string, it should be fixdt(0,16,13) if unsigned, and fixdt(1,16,13) if the type is a signed type.
另请参阅
产品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!