Simulink Design Verifier - No-Test Case

Question

Shivaputra Narke 2018-10-18

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/424767-simulink-design-verifier-no-test-case

评论： Shivaputra Narke 2018-11-12

Hi,

I am running Design Verifier to generate test cases. After execution, I get below response,

"Test generation completed normally."

16/22 objectives are proven unsatisfiable. 6/22 objectives are satisfied - no test case.

..."

But no test case is generated. However, when I run verifier on simple model, it actually generate test cases. Does anyone know the reason behind this behavior ?

Thanks in advance

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Prahladavaradan Sampath 2018-10-25

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/424767-simulink-design-verifier-no-test-case#answer_343407

It appears that the model is mostly dead (16 out of 22 objectives) -- this is what "unsatisfiable" indicates. The "Satisfied - no test case" status seems to indicate that you are running SLDV on a model with no in-ports. Could you please confirm?

Could you also indicate which version of MATLAB you are using?