清空筛选条件
清空筛选条件

Ethernet as AXI master

1 次查看（过去 30 天）
sergey plyukh
sergey plyukh 2018-12-26
编辑： sergey plyukh 2018-12-26
Hi!
Can't connect FPGA with Ethernet as AXI master design to a computer through a switch?
Error using hdlverifier.AXIMasterUDPUnable to ping the device. Please check the hardware IP address, the Ethernet cable connection, and the configuration of the Network Interface Card
Error in aximaster
How to do it?
Directly (PC-FPGA) everything works fine.

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by