HDL Coder disable Clock Enable output port
显示 更早的评论
I can specify the name In HDL Code Generation -> Global Settings -> Ports -> Clock enable output port (default ce_out). But there is no checkbox to disable the output port.
The documentation says "A clock enable output is generated when the design requires one."
What is the condition for "when the design requires one"?
采纳的回答
Bharath Venkataraman
2019-2-28
0 个投票
There is not a separate option - it is assumed that a requirement of a clock enable on the input would mean one is desired on the output.
更多回答（1 个）
Bharath Venkataraman
2019-2-28
0 个投票
You can use the option Minimize Clock Enables to remove the clock enable port. The clock enable typically cannot be removed for multi-rate designs.
HDL Code Generation -> Global Settings -> Ports -> Minimize clock enables (check this box).
类别
在 帮助中心 和 File Exchange 中查找有关 Speed and Area Optimization 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
