Simulink Design Verifier Expected Output missing
显示 更早的评论
I am trying to generate Test cases using SLDV in Matlab2017a. I checked "Include Expected Output Value" under result section of Design Verifier. But still in .mat file and HTML report i am not able see any expected output. Is there any conition for output port/Signal or any other settings which needs to generate Expected Output result.
Is there anyone who can help me with it ?
回答（1 个）
Pat Canny
2019-3-18
0 个投票
You should see the expected outputs in the sldvData.TestCases.expectedOutput field (from the .mat file). It should be an array of cell arrays.
In the report, you should see an Expected Output section for each Test Case generated.
2 个评论
Nipurn Gulgulia
2019-3-22
Shishir Dwivedi
2019-3-25
Hi Nipurn,
- Is the model having unconnected outports?
- Are there any model references used in the main model & if yes then are the referenced models have SaveFormat = Dataset?. Change the save format to "Array" or "Structure with time" and see if you are able to get expected outputs.
Best Regards,
Shishir.
类别
在 帮助中心 和 File Exchange 中查找有关 Continuous Wavelet Transforms 的更多信息
2019-3-18
2019-3-25
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
