Problem in implementing Band-pass filter using FIR and FPGADataCaptureIP

1 次查看（过去 30 天）
Syed Abuzar Shah
Syed Abuzar Shah 2019-5-23
I have implemented bandpass filter (14-17MHz) on FPGA (zedboard) using FIR IP core, simulation works fine. But after implementation on hardware, the results shows that one frequency peak is detected on 15MHz but two other peaks are detected on 5MHz and 35 MHz frequency also. The baseband signal is 10MHz and carrier is 25MHz. The output of mixer is passed through bandpass filter which have to attanuate the (fc+fm = 35MHz) and allow only (fc-fm = 15MHz), but practically it allows both the frequencies. Can anyone help regarding this?
Thanks.

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 RF Blockset Models for Transceivers 的更多信息

标签

产品


版本

R2018b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by