Generating VHDL code from MATLAB program using HDL generator

Question

nithin surabhi 2019-6-25

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/468761-generating-vhdl-code-from-matlab-program-using-hdl-generator

评论： Bharath Venkataraman 2019-6-27

iam trying to generate vhdl code from matlab using HDL generator but iam facing error as "Signed input data type is not supported for division with Floor RoundMode".the above mentioned error coming near line "h1 =mod(x,752)", where x is unsigned integer.if i fix x value its generating properly.can any one tell me what is the problem here

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Bharath Venkataraman 2019-6-26

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/468761-generating-vhdl-code-from-matlab-program-using-hdl-generator#answer_380904

编辑：Bharath Venkataraman 2019-6-27

Is there a pattern to how x gets its value that you can utilize here? For example, if x is incremented by 1 all the time, or only crosses over 752 but not 752*2, you can make the code and the resultant HDL more efficient.

2 个评论
显示无隐藏无

nithin surabhi 2019-6-27

x get values from equation x=(19*m)+temp_const+1;

where m is 0 to 751;

temp constant can be 0 or 1 or 2 or 1000(depends of m).

Bharath Venkataraman 2019-6-27

In this case, I suggest a simple lookup table to compute 19*m mod 752. It was unclear if temp_constant could be 1, 2 or 1000, or any value between 1-1000. Either way, you can compute temp_constant mod 752. Lastly, you can add the 3 values and if the value is > 752, use the value 752-value, otherwise use the value as is.

请先登录，再进行评论。