failed to receive a control packet from the FPGA target using Atlys Spartan 6

1 次查看（过去 30 天）
Jazmin
Jazmin 2019-9-13
hello, I'm working with the example "Verify HDL Implementation of PID Controller Using FPGA-in-the-Loop", I'm using Atlys Spartan 6 development board. I checked the connection via Ethernet with the FPGA, using ping command, and the verification tool in the FPGA in the loop wizard, and I found that it is working well. However, when I replace the controller and try to simulate the design, it gives me this error message: failed to receive a control packet from the FPGA target.

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Embedded Coder Supported Hardware 的更多信息

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by