Generating a loop in VHDL using Simulink HDL Coder

Question

BabuLal 2011-4-6

1
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/4933-generating-a-loop-in-vhdl-using-simulink-hdl-coder

评论： Tim McBrayer 2014-9-24

How to write in Simulink HDL Coder to get for generate loop in VHDL?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2011-4-11

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/4933-generating-a-loop-in-vhdl-using-simulink-hdl-coder#answer_7339

While there are certain constructs in Simulink where Simulink HDL Coder will generate a for-generate loop in VHDL, it is best not to be overly concerned about the style of code generation. There is no recipe for creating a for-generate loop.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

Answer 2

Andrew 2014-9-24

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/4933-generating-a-loop-in-vhdl-using-simulink-hdl-coder#answer_152703

"There is a "For Iterator Subsystem" block to do for-loop in Simulink. But your task doesn't sound like it. You might want to consider the "Repeating Sequence" block from Simulink>Source library." [ loop-in-simulink ]

I don't think this solution will work for VHDL, but I may try it soon. Will this feature be added in newer simulink/HDL coder releases? I need to instantiate a block 127 times so I am also interested in this kind of feature.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Tim McBrayer 2014-9-24

Neither of the mentioned Simulink constructs are currently supported by HDL Coder. They may exist in the testbench portion of the design, but cannot have HDL Code generated for them.

请先登录，再进行评论。