Cannot Validate Phase Locked Loop on F28069M Launchpad

1 次查看（过去 30 天）
Rolando Aguilera
Rolando Aguilera 2020-6-14
评论： Spoorti Pattanashetti 2024-5-23
Hello everyone,
Currently Im testing my power electronics generated code. In order to assess it, Im breaking the model and testing part by part. Now Im testing the PLL, so in order to test it, I generate the code for the PLL embedded on a 30KHz ADC interrupt. Inside the interrupt, I process the PLL and send the data through UART and catch the data on another simulink model and display it on a scope.
The PLL model has been simulated on simulink with expected results, however once I generate the code and deploy into the MCU, it doesnt match the simulation. Im attaching the model for reference.
Any help will be appreciated.
Thanks,
Rolando
  4 个评论
显示 2更早的评论
Rolando Aguilera
Rolando Aguilera 2020-6-17
Hello Joel,
Upon endlessly tests I made the PLL worked. What I saw is that code generation has trouble when using "preexisting" blocks as I simulated a synchronous reference frame PLL with a simulink defined integrator vs a custom made one.
Waveform generation can be seen from the UART simulink model attached beforehand or by using CCS debugger graphing window.
Im attaching the model, for someone who might benefit in the future.
Thanks,
Rolando
Spoorti Pattanashetti
Spoorti Pattanashetti 2024-5-23
it is showing errors that input and output ports not connected
can you please provide a complete simulink model
thank you.

请先登录，再进行评论。

请先登录，再回答此问题。

回答（0 个）

社区

更多回答在  Power Electronics Control

类别

在 Help Center 和 File Exchange 中查找有关 Texas Instruments C2000 Processors 的更多信息

标签

产品


版本

R2020a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by