how does the simulink design verifier creates test case

1 次查看（过去 30 天）
Ajay krishna Vasanthakumar
评论： Ajay krishna Vasanthakumar 2020-7-31
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna

请先登录，再回答此问题。

采纳的回答

Pat Canny
Pat Canny 2020-7-30
Hi Ajay,
There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html
This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.
Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .
Hopefully this helps.
Thanks.
- Pat

更多回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Generate Tests 的更多信息

标签

产品


版本

R2016b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by