how does the simulink design verifier creates test case

Question

Ajay krishna Vasanthakumar 2020-7-27

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/571162-how-does-the-simulink-design-verifier-creates-test-case

评论： Ajay krishna Vasanthakumar 2020-7-31

Hello all,

how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?

Thanks in Advance

Ajay Krishna

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Pat Canny 2020-7-30

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/571162-how-does-the-simulink-design-verifier-creates-test-case#answer_473095

Hi Ajay,

There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html

This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.

Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .

Hopefully this helps.

Thanks.

- Pat