试用软件

Device arm_dap_0 is not programmable with FPGA in the loop tutorial.

13 次查看（过去 30 天）

显示更早的评论

Eduardo Flores 2020-11-29

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/668148-device-arm_dap_0-is-not-programmable-with-fpga-in-the-loop-tutorial

评论： Walter Bomela 2023-3-31

采纳的回答： Aman Vyas

Hello all, i'm following the FPGA in the loop tutorial and i'm stuck with the following error: Device arm_dap_0 is not programmable.

I created a custom board file using the specs given by digilent. I have an Arty Z7020.

I'm working on Ubuntu 18.04.05 LTS and using a micro-USB cable connected to the progUART port of my board. The blue jumper (don't know if that is the name) is connected in JTAG configuration.

I have already downloaded the VHDL verifier, and generation for Xillinx add ons. And currently run the Vivado WebPAck with Vitis on a student license.

Thanks in advance!

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Walter Bomela 2023-3-31

The FPGA part is at JTAG Chain Position 2.

请先登录，再进行评论。

请先登录，再回答此问题。

采纳的回答

Aman Vyas 2020-12-16

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/668148-device-arm_dap_0-is-not-programmable-with-fpga-in-the-loop-tutorial#answer_577210

Hi,

Arty_Z7020 is the member of zynq family and this feature is not supported for HDL_verifier workflow as of now.

You can use other such configurations which supports as of now.

Pre release can be seen here which will be added in later features:

Release Notes for HDL Verifier - MATLAB & Simulink (mathworks.com)

Hope it helps !

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Eduardo Flores 2020-12-16

Hello Aman, in the HDL_verifier web page says it does support Zynq 7000 boards https://es.mathworks.com/hardware-support/xilinx-fpga-board.html?s_tid=srchtitle

Virtex-7, Kintex-7, Artix®-7, Zynq-7000

Also, what do you mean by "use other such configurations". Get another FPGA like the Virtex?

请先登录，再进行评论。

更多回答（1 个）

Ahmad Reda 2020-12-2

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/668148-device-arm_dap_0-is-not-programmable-with-fpga-in-the-loop-tutorial#answer_562968

I am trying to deploy DNN model on ZedBorad and I am getting the same error.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Eduardo Flores 2020-12-28

That's odd. I changed to a Zedboard and the problem dissappeared.

请先登录，再进行评论。

请先登录，再回答此问题。

类别

Code Generation HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

FPGA, ASIC, and SoC Development HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品

MATLAB

版本

R2020b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by

试用软件