How i know the cause of an error when generate a test case in the Simulink design verifier?

1 次查看（过去 30 天）

ACHRAF RAYANI 2013-3-18

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/67632-how-i-know-the-cause-of-an-error-when-generate-a-test-case-in-the-simulink-design-verifier

关闭： MATLAB Answer Bot 2021-8-20

How i know the cause of an error when generate a test case in the Simulink design verifier? I need this information to generate a coverage report if there aren't errors else i will specific the cause of the error of any model.

thnx

R.A

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

此问题已关闭。

回答（0 个）

此问题已关闭。

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by

How i know the cause of an error when generate a test case in the Simulink design verifier?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

回答（0 个）

另请参阅

标签

Community Treasure Hunt

How i know the cause of an error when generate a test case in the Simulink design verifier?

0 个评论 显示 -2更早的评论隐藏 -2更早的评论

回答（0 个）

另请参阅

标签

Community Treasure Hunt

WeChat

0 个评论
显示 -2更早的评论隐藏 -2更早的评论