Info

此问题已关闭。 请重新打开它进行编辑或回答。

How i know the cause of an error when generate a test case in the Simulink design verifier?

1 次查看（过去 30 天）
ACHRAF RAYANI
ACHRAF RAYANI 2013-3-18
关闭： MATLAB Answer Bot 2021-8-20
Hi
How i know the cause of an error when generate a test case in the Simulink design verifier? I need this information to generate a coverage report if there aren't errors else i will specific the cause of the error of any model.
thnx
R.A

此问题已关闭。

回答（0 个）

此问题已关闭。

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by