FPGA in the Loop minimum clock frequency
显示 更早的评论
I want to do an FPGA simulation with a small clock frequency. However filWizard does not allow to give smaller than 5MHz to the design. How to achieve this? Thanks.
采纳的回答
Madhu Varshini
2022-6-14
0 个投票
To get FPGA simulation with a small clock frequency, try increasing oversampling factor of the design. The Oversampling factor delays output, thereby clock frequency can go low.
You can refer the following link for more detail about target frequency:
You can refer the following link to get more information about FPGA system clock frequency, you can refer the following link:
You can refer the following link to get more detail about relation between sampling frequency, FPGA clock frequency and oversampling factor, you can refer the following link.
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 Intel FPGA and SoC Devices 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
