There are multiple ways of doing this. One is to attach the source block "clock" to a triggered subsystem which contains just a connection between in and out. The trigger input is fed by a comparator which checks for y(t) = y_1.
The triggered block now takes over the simulation time input to its output only in case the comparator triggers.
