Insert algorithms on Verilog language to Simulink
显示 更早的评论
采纳的回答
Tim McBrayer
2013-4-15
0 个投票
If you have HDL Verifier, you can cosimulate your design with Simulink using either Cadence Incisive or Mentor Graphics ModelSim. You will of course need one or the other of the HDL simulators.
The high-level overview is that you create a HDL cosimulation block in Simulink that has the same interface as your top-level Verilog code. Simulink then executes its simulation, calling the HDL simulator each time the cosimulation block is scheduled to execute.
2 个评论
Yuriy
2013-4-16
Tim McBrayer
2013-4-16
The latest versions of HDL Verifier do not support Synopsys simulators. There are some past versions that have supported integration with Synopsys simulators. Your only chance here would be to find a compatible pair of MathWorks and Synopsys tools. Neither tool would be very recent, unfortunately.
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 Simulink Cosimulation 的更多信息
产品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
