Error in importhdl how to solve?
9 次查看(过去 30 天)
显示 更早的评论
I am trying to import a verilog module that calls other submodules. Whenever, I try to import from HDL to simulink, I am getting these errors. I don't even any clock in my design.
Module instance creation failed for 'x' module and 'y' module instance, due to clock inference limitation. Rerun with clock bundle name-value pair. More information.
Hdl Import parse failed.
Error using privimporthdl
Importhdl failed.
Error in importhdl (line 78)
privimporthdl(hdlInSrc, varargin{:}) - Show complete stack trace
2 个评论
Khalala Mamouri
2021-2-23
Hello,
I currently facing the same issue; have you solved the problem ?
Best regards
lakhdar
采纳的回答
Stefanie Schwarz
2022-1-5
编辑:Stefanie Schwarz
2022-1-5
Here is a list of supported constructs with importdhl:
If you encounter the same error, please contact MathWorks Technical Support with your Verilog source code so we can investigate.
0 个评论
更多回答(0 个)
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!