If the model is running in fixed-step discrete using sample time Ts then it would not be possible to delay the signal by Ts/2. The solution would be to make the sample time as small as needed to capture the required delay.
If the simulation is done in continuous time variable step you have to check that the min step size is small enough to capture the delay.