Error beetween two methods: Simulink and Verilog(after convert by HDL coder)

Question

Pham Van Dung 2013-5-6

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/74856-error-beetween-two-methods-simulink-and-verilog-after-convert-by-hdl-coder

Dear My friends!

Now i have some problems in HDL simulink coder that need your helping. When i convert my code from simulink to verilog and after that i cosimulate it with modelsim, I have got an error between two results.

http://i1297.photobucket.com/albums/ag25/Dung_Pham_Van/error_zps3efd15af.gif

Anyone have any experimental to solve this problem?? please give me some suggestions.

Thanks with best regard!

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Pham Van Dung 2013-5-6

Sorry, i don't know how to add my pictures in my question..Hope i can get many answers .Thankyou so much!

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2013-5-7

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/74856-error-beetween-two-methods-simulink-and-verilog-after-convert-by-hdl-coder#answer_84665

It looks like the two waveforms are identical, but time-shifted. Often Simulink HDL Coder will need to insert latency into the HDL design based on the configuration and optimizations chosen. The amount of introduced latency is reported on the MATLAB console and also in the HTML report, if generated. Could this be the source of the shift? Are the results identical save for the time shift?

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Pham Van Dung 2013-5-13

Dear Tim McBrayer

Thanks for your suggestions! i already find where can i insert latency in the HDL design, but I can't. Because i used to use HDL Workflow Advisor Tasks, and it design HDL block automatically. I also have many simulink files that have this problem! How can I solve this problem?Can I send to you my files?

Best regards!

Pham Van Dung

请先登录，再进行评论。

Error beetween two methods: Simulink and Verilog(after convert by HDL coder)

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

采纳的回答

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

更多回答（0 个）

另请参阅

类别

标签

产品

Community Treasure Hunt

Error beetween two methods: Simulink and Verilog(after convert by HDL coder)

1 个评论 显示 -1更早的评论隐藏 -1更早的评论

采纳的回答

1 个评论 显示 -1更早的评论隐藏 -1更早的评论

更多回答（0 个）

另请参阅

类别

标签

产品

Community Treasure Hunt

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

1 个评论
显示 -1更早的评论隐藏 -1更早的评论