Display the RST port in a Xilinx FIL model
显示 更早的评论
Hey all,
I am generating a FPGA-in-the-Loop model using a Xilinx board. When you set the port types (DUT I/O Ports section in the FIL Wizard), you have to specify Clock, Clock Enable, and Reset signals. I can assign these fine, and they work with the generated FIL model; however, the CLK, CE, and RST ports are hidden when the FIL model is created - I would like to drive the RST signal with an input, and I am wondering how do I get the FIL model to generate with the RST port visible. I suppose I could create another Reset "Data" input and use that, but that seems like a kludge ... it seems like it should be an easy thing to do, but I can't figure it out. Any help would be appreciated!
采纳的回答
Tao Jia
2013-7-19
0 个投票
You'll have to create another "reset" signal as "data" port to use it in Simulink. FIL requires a dedicated reset signal so that we can make sure that the whole design is initialized properly at the beginning of simulation. It will only be asserted at the beginning of simulation. If you want to assert reset in the middle of simulation, you'll have to use another reset signal.
Hope this helps
更多回答（0 个）
类别
在 帮助中心 和 File Exchange 中查找有关 HDL Code Generation, Verification, and Deployment 的更多信息
产品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
