photo

Wayne


自 2013 起处于活动状态

Followers: 0   Following: 0

消息

统计学

  • Thankful Level 1
  • Knowledgeable Level 1
  • First Answer

查看徽章

Feeds

排序方式:

提问


Offline Support Package Installation
Hello all - I have a non-networked MATLAB machine on which I am trying to install the Arduino support package. I have a separate...

11 years 前 | 1 个回答 | 2

1

个回答

已回答
Problem with a loop in the hdl coder
I'm still learning vhdl and HDL coder, myself - you can use while loops, it just sounds like you need to provide some informatio...

11 years 前 | 0

| 已接受

提问


SimPower Systems and Stateflow
Greetings, I am having an issue with Stateflow that has me completely baffled, and I suspect it is related to SimPower System...

11 years 前 | 1 个回答 | 0

1

个回答

提问


Display the RST port in a Xilinx FIL model
Hey all, I am generating a FPGA-in-the-Loop model using a Xilinx board. When you set the port types (DUT I/O Ports section in...

11 years 前 | 1 个回答 | 0

1

个回答

已回答
FIL Wizard giving me a strange error
I'm answering my own question here - I restarted my machine, and the error went away. I'm still confused as to what caused it to...

11 years 前 | 0

提问


FIL Wizard giving me a strange error
Hey all, I'm trying to make a FIL model using the FPGA in the loop wizard. I've done this successfully before, I am simply do...

11 years 前 | 2 个回答 | 0

2

个回答

提问


Is Stateflow not supported for Xilinx HDL code generation
Greetings - I am using a Virtex 5 ML506 board (since my VC707 is not supported) and am trying to do a FPGA in the loop simulatio...

11 years 前 | 1 个回答 | 0

1

个回答

提问


Xilinx Series 7 Support
Greetings - my group recently ordered a Virtex-7 (VC707) FPGA board. My intent was to use it with HDL Coder and HDL Verifier, bu...

11 years 前 | 1 个回答 | 0

1

个回答