Why The Model Variants Block in Simulink forces I/O signal dimensions to 1x1?

1 次查看（过去 30 天）
Luca Barbiero
Luca Barbiero 2013-7-31
I try to include some referenced models as variants of a Model Variants block (MVB) in Simulink. The input signal of the block is frame based.
However, A conflict arises at the input as well as at the output of the MVB. The signal I pass to the MVB is a fixed size NxM matrix, and such should be the output. Even if the referenced model is a simple line connecting in and out ports, the parent block diagram expects those signals to have dimensions 1x1.
In the documnetation of that blokc there is nothing about frame based signals. Please help Luca
  1 个评论
Luca Barbiero
Luca Barbiero 2013-7-31
I solved by setting the proper signal dimensions in the input port properties at the referenced model level.
But isn't there a way to make it inherit the input signal properties from the parent model?

请先登录，再进行评论。

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Component-Based Modeling 的更多信息

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by