Simulink model for DAC with Jitter noise in CTSD

5 次查看(过去 30 天)
Hy everyone,
I'd like to ask you if someone as an idea to modelize a DAC with Jitter noise in Simulink.
At the moment I'm designing a continuous time sigma delta (CTSD) and I'm using the ZOH block (Zero-Order-Hold block) in the system feedback that works as ideal DAC (digital-to-analog-converter). If it's correct, my idea should be to keep this block and add somenthing at the input port. I attach below what I've found searching but doesn't work, any ideas?
link to the image's page
Thanking you in advance,
Alessandro

回答(1 个)

Qi Wei ZHAO
Qi Wei ZHAO 2022-1-14
The reason it doesn't work is, your model is for simulating jitter's effect on the sampling switch, which only applies to DT delta-sigma ADC. In CTDS ADC, the way jitter affects circuits is to shift the location of feedback DAC's transition time. This process is not related with finding the derivative of an input signal, which is DT's situation.

类别

Help CenterFile Exchange 中查找有关 Sources 的更多信息

标签

产品


版本

R2012a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by