QPSK Modulation Verilog Code generation error?

4 次查看（过去 30 天）
ali shan
ali shan 2021-6-4
回答： Bharath Venkataraman 2021-6-7
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture

请先登录，再回答此问题。

采纳的回答

Bharath Venkataraman
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.

更多回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 HDL Coder 的更多信息

标签

产品


版本

R2018b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by