photo

Man Sun


自 2017 起处于活动状态

Followers: 0   Following: 0

统计学

Feeds

排序方式:

提问


Simulink Design Verifier Dead Logic
I have recently used simulink design verifier to check my state machine model. And some dead logics are detected. But in fact th...

7 years 前 | 1 个回答 | 0

1

个回答

提问


How to creat a condition in Stateflow, which is actually more like an event?
I am making a state machine in Simulation right now about a real control device. The request from the control device only last v...

7 years 前 | 0 个回答 | 0

0

个回答