Feeds
提问
MATLAB as AXI master and FIL tool at the same time
I have a system that requires reading from external ddr3 memory. I also have handwritten verilog code that I want to run using t...
6 years 前 | 1 个回答 | 0
1
个回答提问
Why can I not change the architecture of my subsystem to Black Box?
I am using R2018b. My end goal is to use FPGA in the Loop programming. I have verilog files that I want to include as a black bo...
6 years 前 | 3 个回答 | 0
3
个回答提问
How do I log certain samples only in Simulink?
When my signal crosses a threshold, I would like to write the time the threshold was crossed and the subsystem that it came from...
6 years 前 | 0 个回答 | 0
0
个回答提问
Simulink buffer: How do I fix the error "All sample times must be discrete. No continuous or constant sample times are allowed."
I have a discrete scalar input into a simulink buffer and would like the buffer to output a 100x1 vector of the scalar inputs. H...
7 years 前 | 3 个回答 | 0
