Feeds
已回答
Propagation of signals in RF Data Converter block in simulation and on hardware
Hi @Sergei, In the attached model, the RFDC simulation is set to "Pass-through", in this mode the ADC output is same as the D...
Propagation of signals in RF Data Converter block in simulation and on hardware
Hi @Sergei, In the attached model, the RFDC simulation is set to "Pass-through", in this mode the ADC output is same as the D...
3 months 前 | 2
| 已接受
已回答
RF Data Converter: input/output data types
Hi @Sergei, Here are my repsonses to your questions. #1) On hardware, the output level of ADC depends on the input analog ...
RF Data Converter: input/output data types
Hi @Sergei, Here are my repsonses to your questions. #1) On hardware, the output level of ADC depends on the input analog ...
3 months 前 | 1
| 已接受
已回答
Help to understand RF Data Converter clocking
Hi @Sergei, The FPGA sample time must always match the stream clock frequency shown on RF Data Converter block mask. From...
Help to understand RF Data Converter clocking
Hi @Sergei, The FPGA sample time must always match the stream clock frequency shown on RF Data Converter block mask. From...
4 months 前 | 2
| 已接受
已回答
Usage of SoC Blockset with custom Vivado Block Design
Hi Samuel, Yes, it is possible to create a custom board without processing system. You can refer the custom board example. You ...
Usage of SoC Blockset with custom Vivado Block Design
Hi Samuel, Yes, it is possible to create a custom board without processing system. You can refer the custom board example. You ...
3 years 前 | 0
| 已接受
已回答
Custom board ZCU104 fails to load in external mode
To register sysroot, run the following command. Make sure you provide the board support name you used during ZCU104 board suppor...
Custom board ZCU104 fails to load in external mode
To register sysroot, run the following command. Make sure you provide the board support name you used during ZCU104 board suppor...
3 years 前 | 0
已回答
socModelCreator failed to generate design
Vivado has a bug that it will errors out to say an IP does not support Zynq RFSoC family even though the IP says it supports it....
socModelCreator failed to generate design
Vivado has a bug that it will errors out to say an IP does not support Zynq RFSoC family even though the IP says it supports it....
3 years 前 | 0
