Feeds
提问
HDLCoder timing closure errors on hps2fpga brigde when scaling up a model.
Im trying to scale up a motor control algorithm from 1 controller to 4 instances on HDLCoder in 2018b. The Plattform is a Cyclon...
4 years 前 | 2 个回答 | 0
2
个回答提问
Implementation Latency of Blackbox Subsystem when using oversampling
I have a Data Aquisition Module written in VHDL and inserted into Simulink via a DocBlock Blackbox Subsystem.(Matlab 2018a) The...
5 years 前 | 3 个回答 | 0
3
个回答提问
Exclude Signal from Delay Balancing
I have a DocBlock based Blackbox implementation for IO Communication in a HDL Coder Simulink Project. It requires direct GPIO C...
5 years 前 | 1 个回答 | 0
1
个回答提问
Required Linux image / utilitys for IntelSoC custom boards
Im trying to get the HDL Coder/Embedded Coder Co-Demo "hdlcoder_led_blinking" working with a custom board: DE0-nano-SoC/Atlas So...
5 years 前 | 1 个回答 | 0
