satish morigiri
自 2018 起处于活动状态
Followers: 0 Following: 0
Feeds
提问
Issue unexpected output from hdlcoder
Dear All, I'm trying to make a simple verilog code by using hdlcoder. so I used as the below script and function. but I cam...
7 years 前 | 1 个回答 | 2
1
个回答提问
how to resolve rem and round function in hdlcoder?
Hi I'm came across the below error messages when I run hdlcoder with below commands out_xy=rem(xy,360); out_xy=round(ou...
7 years 前 | 1 个回答 | 0
1
个回答提问
Issue to begin TestBench generation.
Hi, I'm trying to generate TestBench from 'Verify with HDL Test Bench' in Workflow Advisor. the code is like this. ...
7 years 前 | 1 个回答 | 0