Feeds
提问
pir_core:pirudd:assertionFailed: Assertion failed: b:\matlab\src\cgir_hdl\dom_pir_core\cgtransformdriver.cpp:155:lsv_result != CG::transform::StructExplosion::RESULT_ERROR
When the RAM option is not chosen, it works well. However, when the RAM mapping option is chosen, it doesnot work with the f...
6 years 前 | 1 个回答 | 0
1
个回答提问
HDL user-defined block RAM
At the step of "Verify with HDL Test Bench", it produces the following errors Simulation failed. See report. Error in Sim...
6 years 前 | 1 个回答 | 0
1
个回答提问
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cycles", the test bench does not agree with the HDL code. How to solve this problem?
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cyc...
7 years 前 | 2 个回答 | 0
