Omer Aygen
自 2019 起处于活动状态
Followers: 0 Following: 0
Feeds
提问
When mapping Input/Output data vector port to AXI4-Stream, Is there any way to enter 32-bit width data while using IP Core Generation workflow?
I would like to know about why we need to convert our data to logical with serializer when we use AXI4-Stream interfaces. I want...
6 years 前 | 1 个回答 | 0