![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/14637454_1548434522217_DEF.jpg)
Michael Felger
Followers: 0 Following: 0
Feeds
提问
How to set Unconditional Transition State for Else Statement in HDL Coder with a Counter?
Hi, in the HDL Coder Guideline, it is recommended to insert an unconditional Else transition: "Insert Unconditional Transition ...
5 months 前 | 1 个回答 | 0
1
个回答提问
Simulink - Bus Creatro - how to set unused bus to "zero"?
Hi, in my model, I use many buses with many more signals, which go to different subsystems. For different testcases, only some...
1 year 前 | 1 个回答 | 0
1
个回答已回答
How do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...
How do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...
1 year 前 | 0
提问
The top design unit selected for HDL code generation may not be inside a triggered subsystem.
Hi, why was this limitation intoduced in Matlab? In Matlab 2019, this limitation is not there. I wanted to port my model to Ma...
2 years 前 | 1 个回答 | 0
1
个回答提问
HDL Coder reset - asynchronous and synchronous possible?
Hi, is it possible to generate HDL code with both, asynchronous and synchronous reset? https://de.mathworks.com/help/hdlfilter...
4 years 前 | 1 个回答 | 0
1
个回答提问
stateflow hdl code generation hierachy flatten
Hi, I use stateflow for HDL-Code generation of an fsm. The stateflow has several hierachies. The hierachies are mainly for rea...
4 years 前 | 1 个回答 | 0
1
个回答提问
HDL Coder custom file header - settings
Hi, generating VHDL-Code with HDL coder, there are some informations (like filename, date, module) in the default header. It ...
5 years 前 | 1 个回答 | 0
1
个回答提问
HDL Coder to / downto order
Hi, I'm using HDL Coder to generade VHDL code for a simulink block. In the entity, the port order is generated as follow: for...
5 years 前 | 2 个回答 | 0
2
个回答已回答
How do you generate a registered output from Stateflow?
I have exactly the same question!
How do you generate a registered output from Stateflow?
I have exactly the same question!
5 years 前 | 0
提问
HDL Coder 'abs' : Double and complex data types not supported.
I'm using a simulink model to generate HDL code for simulation, with double values. The error is clear, as "Double and complex ...
5 years 前 | 1 个回答 | 0
1
个回答提问
stateflow variant states possible?
Is is possible to add variants of a state inside a stateflow diagram, similar to variant subsystems in simulink?
5 years 前 | 3 个回答 | 1
3
个回答提问
Why don't i get a data type mismatch error?
Hi, following is inside my simulink model: a Stateflow chart, inside this chart: a 2-dimensional array a(5,5), data type...
5 years 前 | 0 个回答 | 0
0
个回答提问
HDL Coder disable Clock Enable output port
How can I disable the Clock Enable output port in generated VDHL-Code? I can specify the name In HDL Code Generation -> Global ...
5 years 前 | 2 个回答 | 0
2
个回答提问
How do I display logged local data of stateflow in Logic Analyzer
I would like to log a Local variable in a stateflow diagram and view it in the Logic Analyzer together with other signals. I've...
5 years 前 | 1 个回答 | 0