Feeds
已回答
AXI4-Stream to Software clock frequency does not match FPGA clock frequency
Hi @Sergei, "The FPGA Clock frequency (SampleTime) is set to 128MHz, but the AXI4-Stream to Software clock is set to 200MHz", s...
AXI4-Stream to Software clock frequency does not match FPGA clock frequency
Hi @Sergei, "The FPGA Clock frequency (SampleTime) is set to 128MHz, but the AXI4-Stream to Software clock is set to 200MHz", s...
8 months 前 | 1
| 已接受
已回答
Cannot find SoCData and rteEvent datatypes characteristics
Hi @Sergei To add to @Vinay answer: In SoC Blockset, SoCData is used as data type for message lines between FPGA and Processo...
Cannot find SoCData and rteEvent datatypes characteristics
Hi @Sergei To add to @Vinay answer: In SoC Blockset, SoCData is used as data type for message lines between FPGA and Processo...
8 months 前 | 1
已回答
I am unable to compile and execute SystemC code generated from a Simulink model
Based on the compilation log, the environment variables pointing to your SystemC library installation are missing cl.exe /c /O2...
I am unable to compile and execute SystemC code generated from a Simulink model
Based on the compilation log, the environment variables pointing to your SystemC library installation are missing cl.exe /c /O2...
2 years 前 | 0
